mirror of https://github.com/tLDP/LDP
Merge pull request #30 from martin-a-brown/master
correction of table with more columns than declared; and suppress one dbhtml processor directive
This commit is contained in:
commit
960c527655
|
@ -427,7 +427,7 @@ Received 1 response(s)
|
|||
</indexterm>
|
||||
<table id="tb-ether-arp-cache-states">
|
||||
<title>Active ARP cache entry states</title>
|
||||
<tgroup cols="2" align="center" colsep="1" rowsep="1">
|
||||
<tgroup cols="3" align="center" colsep="1" rowsep="1">
|
||||
<thead>
|
||||
<row>
|
||||
<entry>ARP cache entry state</entry>
|
||||
|
|
|
@ -7,7 +7,7 @@
|
|||
<!-- $id:$ -->
|
||||
|
||||
<book>
|
||||
<?dbhtml filename="Assembly-HOWTO.html"?>
|
||||
<!-- <?dbhtml filename="Assembly-HOWTO.html"?> -->
|
||||
|
||||
<bookinfo><title>Linux Assembly HOWTO</title>
|
||||
|
||||
|
|
|
@ -88,7 +88,7 @@
|
|||
<para>Let's see how universal is this concept analyzing some types of softwares:</para>
|
||||
|
||||
<table pgwide="1" id="partstable"><title>Universality of 4 Parts</title>
|
||||
<tgroup cols="4">
|
||||
<tgroup cols="5">
|
||||
<thead>
|
||||
<row>
|
||||
<entry></entry>
|
||||
|
@ -284,7 +284,7 @@
|
|||
<section id="newtable"><title>Examples Using the <acronym>FHS</acronym></title>
|
||||
<para>Now that we know where each part of our software must be installed, lets review the <link linkend="partstable">Universal Parts Table</link> applied to the <acronym>FHS</acronym>.</para>
|
||||
<table pgwide="1"><title>Same Software, applying <acronym>FHS</acronym></title>
|
||||
<tgroup cols="4">
|
||||
<tgroup cols="5">
|
||||
<thead>
|
||||
<row>
|
||||
<entry></entry>
|
||||
|
|
|
@ -841,7 +841,7 @@ acl_data:
|
|||
<table id="aclvarusage" frame="all">
|
||||
<title>Use of ACL connection/message variables</title>
|
||||
|
||||
<tgroup cols="2" align="left" colsep="1" rowsep="1">
|
||||
<tgroup cols="3" align="left" colsep="1" rowsep="1">
|
||||
<thead>
|
||||
<row>
|
||||
<entry>Variables:</entry>
|
||||
|
|
|
@ -479,7 +479,7 @@ as root. Make sure this is permanently changed on every reboot by either inserti
|
|||
|
||||
<table frame="all">
|
||||
<title>ASE Memory Requirements</title>
|
||||
<tgroup cols="2" align="left" colsep="1" rowsep="1">
|
||||
<tgroup cols="4" align="left" colsep="1" rowsep="1">
|
||||
<colspec colname="col1"/>
|
||||
<colspec colname="col2"/>
|
||||
<colspec colname="col3"/>
|
||||
|
|
Loading…
Reference in New Issue